We present the optoelectronic characterization of graphene/silicon Schottky junctions, fabricated by transferring CVD-graphene on flat and nanotip-patterned n-and p-type Si substrates. We show that medium n-type doping results in the highest rectification. We demonstrate high photoresponsivity, exceeding 2.5 A/W under white light, which we attribute to the contribution of charges photogenerated in the surrounding region of the flat junction or to the internal gain by impact ionization caused by the enhanced field on the nanotips.
I. INTRODUCTION
T HE graphene/silicon (Gr/Si) junction has been the subject of an intense research activity both for the easy fabrication and for the variety of phenomena that it allows to study. It offers the opportunity to investigate new fundamental physics at the interface between a 2D semimetal and a 3D semiconductor, and holds promises for a new generation of graphene-based devices such as photodetectors, solar cells and chemical-biological sensors [1] .
II. FEATURES OF THE GR/SI JUNCTION
A Gr/Si junction with defect-free interface exhibits rectifying current-voltage (I-V) characteristics, which are the result of the formation of a Schottky barrier, as in traditional metalsemiconductor (M/S) Schottky diodes. Moreover, a Gr/Si junction presents features that are absent in M/S diodes. The vanishing density of states at the graphene Dirac point enables Fermi level tuning and hence Schottky barrier height modulation by a single anode-cathode bias [1] , [2] . Fig. 1 shows the energy bands alignment in a Gr/n-Si junction and the modulation of the Schottky barrier height, Φ B , which is decreased (increased) by the reverse (forward) bias; graphene is assumed p-type, such being its doping when it is exposed to air [3] . Manuscript When the Gr/Si junction is used as a photodiode, graphene acts not only as anti-reflecting and transparent conductive layer for charge transport to the external circuit, but it functions also as active material for light absorption and electron-hole generation and separation. Graphene absorbs about 2.3% of the incident light, independently of the wavelength, from near ultraviolet to near infrared [4] . Although most of the incident light is converted to photocharge into Si, the absorbance in graphene enables detection of photons with Si sub-bandgap energy through internal photoemission over the Schottky barrier [5] . Photocharges injected over the Schottky barrier ( Fig. 2(a) ), under high reverse bias, can be accelerated by the electric field in the depletion region of the diode and cause avalanche multiplication by scattering with the Si lattice, thus enabling internal gain. Successful application of the Gr/Si junction for photodetection at Si sub-bandgap energies, for instance at 1550 nm which is of interests for optical communication, has been reported, with responsivity up to 0.37A/W in reverse bias [6] .
The Gr/Si junction forms the ultimate ultra-shallow junction, which is ideal to detect light absorbed very close to the Si surface, such as near-and mid-ultraviolet, which generates charges in a less than 20 nm deep layer. The location of the Gr/Si junction reduces the diffusion path and prevents the severe surface recombination that occurs in traditional pn junctions. Indeed, detection with high responsivity of 1.14 A/W has been demonstrated for the wavelength range from 200 to 400 nm [7] .
In this paper, we report the electrical characterization and the photoresponse of three types of Gr/Si devices, shown in Figs. 2(b) and 2(c), which are fabricated on flat n and p-doped Si and nanotip-terminated n-doped Si surfaces. In the following, we will refer to them as the "flat Gr/Si" [8] , [9] and the "Gr/Sitips" [10] device, respectively.
III. DEVICE FABRICATION AND MEASUREMENTS
The fabrication involves the patterning of the substrate and the transfer of a monolayer CVD-graphene from Cu foils by a wet etch method [11] . For the flat Gr/Si device [8] , the substrate preparation implies the opening of a 10 μm wide slit in the capping SiO 2 layer by reactive ion etching (RIE), followed by buffered HF cleaning, immediately prior to graphene transfer. The size of the transferred graphene foil is about 1 × 0.4 cm 2 , implying that most of the graphene sheet extends over the 60 nm thick SiO 2 layer. Fig. 3 (a) shows graphene both on Si and SiO 2 ; the micro-Raman spectra of Fig. 3 (b) confirm high-quality monolayer graphene everywhere.
The fabrication of the Gr/Si-tips devices [10] , [12] starts with RIE etching of the Si-tips followed by a two-step dielectric deposition (USG and BPSG films), the chemical mechanical polishing (CMP) process to uncover the tips up to the desired diameter, and the transfer of graphene ( Fig. 3 (c) and (d)). The electrical measurements are performed by a Keithley 4200 SCS using graphene (contacted with a Ti/Au layer [13] ) as the anode and the Si substrate as the cathode, in a Janis ST500 cryogenic probe station under controlled pressure (typically 50 mbar) and temperature. Photoconduction is investigated under white light from a LED array with adjustable intensity up to 5 mW/cm 2 and spectrum ranging from 420 to 720 nm.
IV. FLAT GR/SI JUNCTION: RESULTS AND DISCUSSION
The I-V characteristic ( Fig. 4(a) ) of the flat Gr/n-Si junction, at room temperature, shows a rectifying behavior typical of a Schottky diode that can be fitted by the equation:
with
where I 0 is the reverse saturation current, n the ideality factor, A the area of the Gr/Si junction, A * = 112 Acm −2 K −2 is the effective Richardson constant for n-Si, T is the temperature and Φ B0 is the Schottky barrier height at zero bias. A more realistic model ( Fig. 4(c) ) includes a series resistance, R s , cumulative of all the resistive paths in the device and the measuring circuit, and a shunt resistance R p , to take into account possible leakages, as those due to defects that could locally lower the Schottky barrier. Hence, (1) becomes: Equation (3) provides an excellent fit to the forward current, but underestimates the reverse saturation current, which results about an order of magnitude higher than expected ( Fig. 4(a) ; the overall fit improves at lower temperatures ( Fig. 4(b) ).
The behavior of the junction under white LEDs illumination is shown in Fig. 4(d) : The forward characteristic remains unaffected (apart the appearance of an open circuit voltage of ∼0.2 eV due to photovoltaic effect), while the reverse current dramatically increases reaching values higher than the forward current. This unexpected behavior, together with the anomalous dark leakage, indicates that other components add to the reverse current of the Gr/Si junction.
The responsivity of the device, defined as the ratio of the photocurrent (I ph = I light − I dark ) to the incident power, results R = I ph P opt = 2.5 A W at ∼ 3 mW/cm 2 . This value exceeds the performance of solid-state photodetectors on the market or of similar Gr/Si devices [14] . Furthermore, Fig. 4 (e) and (f) show a photocurrent proportional to the incident power and a good transient behavior of the device.
To explain the experimental findings, we propose the model illustrated in Fig. 5(a) , in which both the part covered by SiO 2 and the junction region contribute to the observed optoelectronic behavior of the flat Gr/n-Si device. A large area Gr/SiO 2 /Si MOS (Metal-Oxide-Semiconductor) capacitor surrounds the Gr/Si junction. In reverse bias, thermally or optically generated holes (minority carriers) are attracted to the SiO 2 /n-Si side of the MOS capacitor. By diffusion, they reach the junction region and are swept by the electric field of the reverse biased junction, thus contributing to the reverse current. We point out that the band bending along the Si surface ( Fig. 5(b) ), due to the gating effect of graphene [15] , favors the drift of holes from the MOS to the junction region (where, as we will demonstrate, there is an inadvertent ultrathin dielectric layer).
The model is supported by the high frequency (10 kHz) capacitance-voltage (C-V) measurements shown in Fig. 6 . The C-V curve of an Ag/SiO 2 /Si MOS test structure ( Fig. 6(c) ) is compared with the C-V characteristic of the flat Gr/n-Si device ( Fig. 6(d) ), composed of the mentioned Gr/SiO 2 /Si MOS and the Gr/Si diode ( Fig. 6(e) ). As shown in Fig. 6(a) , the MOS test structure exhibits the typical accumulation region, with higher capacitance, in forward bias and the depletion region, with lower capacitance, in reverse bias. Conversely, for the Gr/Si device, the Gr/SiO 2 /Si MOS component, which is dominant at positive voltage, is overcome by the capacitance of the depletion layer of the Gr/Si diode in reverse bias. This originates, for negative bias, the shoulder highlighted in the plot of Fig. 6(a) . The depletion layer capacitance of a diode, when an ultrathin interfacial oxide layer is considered, is expressed by [8] , [16] :
where n = 3.9 is extracted from the fit of Fig. 4(a) , N d = 4.5 × 10 14 cm −3 is the doping density of Si, ε s = 11.7ε 0 is the Si permittivity, and Φ n = kTln N c N d with N c the effective density of states in the conduction band (= 2.9 × 10 19 cm −3 at T = 300 K). The x-intercept, V 0 , of the straight-line fitting the 1/C 2 − V curve, shown in Fig. 6(b) , is used to evaluate the barrier height as
a value in good agreement with the barrier height of 0.52 eV extracted with the Richardson method, based on I-V measurements shown in Fig. 7 . The forward part of the I-V curves at different temperatures is used to extract the reverse current at zero bias, I 0 (T), which, according to (2) , is plotted as ln I 0 T 2 vs 1 T to extract the barrier height [1] , [9] , [10] . The y-intercept of the Richardson plot, which is shown in Fig. 7(b) , yields a Richardson constant of 3.9 × 10 −5 Acm −2 K −2 that is several orders of magnitude lower than the theoretical value. We attribute the discrepancy to the inadvertent presence of a native oxide layer at Gr/Si interface. Such insulating layer modifies (2) by a tunneling factor [8] : where χ ≈ 3 eV is the mean barrier height and δ [Å] is the thickness of the layer. Hence, a modified effective Richardson constant, A * * = A * exp(−χ 1/2 δ), where A * * is the measured value and A * the theoretical one, can be used to estimate the oxide thickness as ∼8Å. Indeed, the presence of a sub-oxide SiO x layer below graphene with thickness ∼1 nm is confirmed by the X-ray photoelectron spectra (inset of Fig. 7(b) ).
Lower rectification, corresponding to a reduced Schottky barrier, is obtained on the same device when the n-doped substrate is replaced by a p-type one with the same doping level. Fig. 8(a) shows a slightly asymmetric I-V curve, with the forward current at negative voltages. The Richardson plot ( Fig. 8(b) ), obtained from the I-V measurements at different temperatures, is used to evaluate the zero-bias Schottky barrier height. The resulting Φ B0 = 0.18 eV is significantly lower than the barrier height achieved on the n-type counterpart. The reverse current, peculiar of a leakier device with a low Schottky barrier, dramatically increases under illumination, yielding a responsivity R ≈ 2 A W at V = 2V . The formation of the low Schottky barrier can be easily understood considering that the p-doping of graphene, caused by the transfer process and the exposure to air, moves the Fermi level of graphene close to the upper level of the Si valence band, thus favoring the formation of a quasi-ohmic contact.
V. GR/SI-TIPS JUNCTION: RESULTS AND DISCUSSION
We fabricated the device with graphene on patterned n-Si to further improve the photoresponse. The nanotips patterning has three major advantages: 1) The textured substrate favors light absorption through multiple reflections;
2) The reduced area favors barrier uniformity by reducing the probability of including defects;
3) More importantly, the field amplification at the top of the tips ( Fig. 9(a) ), that is at the Gr/Si junction, enhances photocharge separation and can enable internal gain by avalanche multiplication.
A remarkable feature of the Gr/Si-tips junction is the linear dependence of the Schottky barrier height, extracted from the I-V characteristics at different temperatures, on the applied voltage, as shown in Fig. 9(b) [10] . The barrier increases (decreases) in forward (reverse) bias, related to the properties of graphene as explained previously, and expressed as
where γ is the slope of the fitting straight line. We notice that the slightly lower value of the Schottky barrier at zero bias (0.36 eV vs 0.52 eV) with respect to the previous device can be attributed to the image force barrier lowering, which is more pronounced here, being proportional to the fourth root of substrate doping concentration (N d 10 18 cm −3 for the Gr/Si-tips device).
The bias-modulation of the barrier can be considered in the diode equation by redefining the ideality factor as [10] , [16] :
Including (8) in (1) leads to the expression:
that corresponds to the parallel of two opposite diodes, with m and γ −1 ideal factors respectively, in series with the resistance R s , as shown in the inset of Fig. 9(c) . Equation (9) provides an excellent fit to the experimental data, as shown in Fig. 9(c) . From a physical viewpoint, the eq. (9) model considers both the injection of electrons from graphene to Si due to the lowering Schottky barrier in reverse bias ( Fig. 9(d) ) and the injection of electrons from Si to graphene due to the lowering of the Si depletion layer barrier in forward bias ( Fig. 9(e) ).
Since the Gr/Si-tips device consists of more than 3 millions tips (corresponding to a total junction area of 6.079 × 10 −5 cm 2 ), the homogeneity of the Schottky barrier is an important parameter to check [17] . Assuming that the spatial distribution of the barrier follows a Gaussian distribution, with average value Φ B m and standard deviation σ B ,
), as shown in Fig. 10(a) , then the dependence of the barrier height on temperature is [18] :
The experimental data, reported in Fig. 10(b ), follow this model and yield a σ B = 74 meV lower than typical values obtained for flat Gr/Si junctions and comparable to the barrier inhomogeneity of industrial M/S Schottky diodes.
The photoresponse of the device was measured under the same conditions of the flat Gr/Si device. Fig. 10(c) and (d) show the response to the white LED light: Taking into account the effective junction area, this photocurrent corresponds to a responsivity ≥ 3 A/W at 3 mW/cm 2 . For this device the graphene gating effect is negligible, since the SiO 2 layer is too thick (400-450 nm). The record responsivity is due to the field amplification on the top of the nanotips, i.e., in the junction area, which facilitates photocharge separation and likely causes internal gain through impact ionization [10] .
VI. CONCLUSION
We have reviewed the key electrical features of the Gr/Si junction and focused on three specific devices. We have shown that medium-doped n-Si substrate is the most favorable to the formation of highly rectifying Schottky diodes. Although caused by different mechanisms, on all devices, we have achieved a responsivity exceeding that of the present solid-state devices. This work unveils new physical phenomena occurring in Gr/Si photodiodes and demonstrates the high potential of such devices as next-generation photodetectors.
